

99% PFC Efficiency – with Silicon, at Low Cost!

POWER FACTOR CORRECTION

Power factor correction (“PFC”) functionality is a fundamental building block in all midrange power supplies for electronic equipment. Our work primarily relates to power levels from about 300W – below which efficiency rarely gets commercially rewarded – through to 3kW, which corresponds approximately to the limit for practical single-phase operation.

So – we are looking at optimising cost and performance in applications such as servers, on-board chargers, industrial and medical power converters, etc through a new generation of control and driver devices.

Many of the techniques discussed below have parallel deployments in DCAC and general energy management and these will be discussed in a future article.

TOTEM POLE TOPOLOGY FOR PFC

Recent commentary has pointed out the relevance of the totem-pole topology for power factor correction. In a topology context this is a very simple circuit and is as shown in Fig. 1. It also has the advantage of using a single PFC inductor as compared with the dual semi-bridge approach, which requires a dual inductor.




Fig. 1 “Basic” Totem Pole Circuit Implementation

The active switches are stacked as shown – which immediately rules out silicon SuperJunction technology due to the Q_{rr} reverse recovery challenge – and the extreme shoot-through current and associated losses that are a consequence of the high Q_{rr} values. This is the main challenge to its usage and may explain the historical preference for conventional “bridged” boost solutions in spite of the power loss due to the extra diode drop in these “bridged” types.

The logical approach is to use devices with low Q_{rr} as the active switches – and hence usage of GaN or SiC (collectively “wide bandgap”, or “WBG”) types. Getting soft switching in a PFC context is difficult – given the wide range of operating conditions – and hence hard switching is the norm. The low capacitance of WBG devices assists here, in limiting losses under hard switching, albeit with challenges in dV/dt and dI/dt management. Getting 99% efficiency with such device types is no longer seen as a “rare” accomplishment! Design concerns here revolve around the newness of WBG devices, the lack of dual sources and the very high cost of devices.

99% EFFICIENCY WITH SILICON!

Getting 99%+ efficiency performance with low-cost, mature, multisourced silicon switch technology is the desire, rather than having sole reliance on WBG devices. And it IS possible, and well proven in multiple designs.

A topology set that can use silicon VERY well (performance AND cost) in a totem-pole Power Factor Corrector using multilevel approaches. Multilevel approaches have been used for some time at higher voltage and power levels and are well proven with a considerable body of accumulated industry experience and analysis captured in academic publications. Usage of multilevel technologies in a totem-pole power-factor correction stage is as in Fig. 2.




Fig. 2 Usage of Multilevel Technology in Totem-Pole Power Factor Correction

Multilevel usage has many additional attractive characteristics including:

- Inherent frequency multiplication – where each cell switches at a low frequency with the effective frequency being a multiple of the cell frequency
- Low-voltage switching – where each cell is switched at low voltage. Alongside the low switching frequency property as cited above, this can result in very efficient operation with low switching losses
- Inherently lower dV/dt and dI/dt – of value in limiting EMI/EMC effects
- The topology operates with phase cancellation, implying reduced voltage applied to the PFC inductor for reduced time. As inductor size tends to be a function of applied volt-seconds, there is the opportunity for making this key component small and neat as compared with the traditional “large and bulky” part.

Multilevel conversion also uses mid-voltage FETs – so a universal-line power factor correction stage with a nominal output voltage of ~400V, can use for example 2x300V, 3x200V, 4x150V or 6x100V types. Such FET types are readily available from multiple suppliers.

Most characteristics of lower-voltage FETs are also considerably “nicer” than those of their 600V high-voltage cousins. Specifically, reverse recovery charge is much lower (as well as which it can be recovered more easily), turn-off losses are low, and one can take advantage of standard manufacturing-friendly 5mm x 6mm solder-tab packages.

And the “raw” power train silicon cost usually “benchmarks” at a lot less than values for SuperJunction silicon – even if this latter type

were feasible for usage in a totem-pole configuration in the first instance! 4x15mR devices with 150V rating will typically be lower in cost than a 60mR 600V device. Naturally a more realistic comparison for high efficiency is with good-quality GaN or SiC devices, where the cost differential in FAVOUR of the multilevel silicon can be VERY large.

So – the cost equation can work out very much in FAVOUR of multilevel technology usage. On the favourable side one has lower device costs and reduced magnetic cost. On the other side one has the cost of the flying capacitor and the cost of control and drive – and more later on this topic!

PERFORMANCE

This is as summarised in Fig. 3 and Fig. 4 for two deployments. These are initially a 700W industrial-medical supply with thyristor-based inrush management, and a 3kW server-optimised deployment. This unit uses line-frequency synchronous rectification – basically using silicon active device for the “return path” as was shown in Fig. 2. In both cases 3-level solutions are used with similar control hardware and scaled power hardware. 300V switches have low market demand and are difficult to obtain with attractive characteristics, and hence a composite device using commodity 2x 150V devices, series driven, is used. Optional switching energy recovery magnetics can be used to limit dV/dt and dI/dt in the context of system EMI.

These implementations also reflect very compact designs, with the small magnetics and compact control allowing high implementation density without efficiency trade-offs.

Fig. 5 shows an overall end-end 700W design for industrial and medical usage (the PFC stage of which is characterised in Fig. 3) and Fig. 6 shows the 3kW implementation.




Fig. 3 700W PFC Efficiency




Fig. 4 3kW PFC Efficiency




Fig. 5 700W Universal Line to 12V Converter in 76mm x 127mm (3"x5") footprint




Fig. 6 3kW PFC Stage in 1U/80mm format

DRIVE AND CONTROL

Recent developments allow driving of the multilevel switches with low component count and at low cost, integrating drive and control into a single "daughter card". These ICERGi® developments have allowed the inherent advantages of multilevel technologies to be realised in a practical and cost-effective fashion at relevant power levels, typically the 300W→3kW range as needed for most of the single-phase power factor correction marketplace.

A low-cost commodity ARM-based digital controller works well in control of multilevel converters and is designed for optimal usage of the driver characteristics.

The overall control and drive functionality is captured at low cost in this component-type "daughter board" as shown in Fig. 7. This connects directly to the power MOSFETs and effectively integrates control and drive elements in a 35mm x 26mm card.




Fig. 7 Control Card and Interfaces

SOLUTIONS

A key ICERGi “mission” is to make multilevel solutions practical and very cost effective for usage in high-volume ACDC power conversion.

ICERGi makes available:

- Overall control modules – essentially as shown in Fig. 7.
- A “Chip Set” for user implementation, along with printed circuit board samples and Gerber layout detail. The chip set comprises the controller chip along with 8 driver chips, one for each FET in a “4+4” device stack.

The ICERGi devices are priced such that high efficiency using multilevel silicon is considerably more cost-effective than using wide-bandgap approaches.

A particular point of comparison relates to a multilevel implementation vs the established interleaving approaches, an example of which is in Fig. 8.




Fig. 8 Showing the established interleaved-boost implementation

If one takes for example a two-phase interleaving design, there are two magnetics, each of which has the full volt-seconds. In the multilevel approach, the volt-seconds effectively cancel before the magnetic element – and thus the magnetic element can be made a lot smaller. And switching in the conventional interleaved approach is at full-frequency and full-voltage. This involves materially greater loss than in the multilevel case, with reduced cell switching frequency and voltage.

The interleaved approach also requires a low- Q_{rr} Diode for each phase – again part of the cost equation.

Finally – the conventional interleaved approach has an extra diode in the conduction path – adding further to losses.

It is thus to be expected that a multilevel solution can be at cost parity or below the cost of an interleaved design, with losses reduced by 50% - typically going from 95% stage efficiency to 97.5% at low line.

So – winning on the three criteria of cost, size and efficiency is a property of the ICERGi multilevel approach when benchmarked against the most relevant alternative topology!

SUMMARY

Yes, established, low-cost silicon CAN achieve better than 99% efficiency in power factor correction usage!

Multilevel solutions also have sustainable competitive advantage in magnetics size and EMI/EMC performance, as well as an expected long-term cost advantage over WBG (SiC and GaN) devices.

CONTACT DETAIL

ICERGi is implementing its technology – modules and/or chip sets – through alliances with leading semiconductor and power conversion businesses.

Contact details are:

Garry Tomlins – garrytomlins@icergi.com

Bernard McCarthy – bernardmccarthy@icergi.com