

## 3kW Diode-based Totem-pole PFC Test Report



- High efficiency  
99% | 98%
- Power density  
Compact Inductor
- Cost and complexity  
Low

### About this document

This document covers both the user manual and the test report of the 3kW bridgeless totem-pole boost PFC evaluation board. It provides the in-house carried out test results, followed by the list of the necessary equipment used to complete them. Relevant waveforms are supplied to indicate the behaviour of the system under certain test conditions. In addition, general guidelines, and other important information on “how to use the system” are supplied where necessary. It has been prepared and published by the ICERGi test and design team members to provide a technical assistance for qualified technical staff. This document should be carefully read to ensure that the provided equipment is correctly implemented before any tests are performed for the sake of minimizing any safety hazards and increasing a reliable performance of the system.

### Important notice

All specifications and test results of the equipment as well as other details provided in this document are believed to be correct at the time of publishing. ICERGi evaluation boards and reference boards as well as the information provided in this document are intended to assist qualified and skilled technical staff only for laboratory usage and shall be used and managed according to the terms and conditions set in this document and other supplementary documentation provided with the corresponding equipment. ICERGi has not conducted any testing other than that specifically described in the published documentation for a particular reference design. Evaluation and reference boards provided by ICERGi are subject to functional testing only under typical load conditions.

The evaluation and reference boards are not commercialized products and are solely intended for evaluation and testing purposes. In particular, they should not be used for reliability testing or production. The evaluation boards and reference boards may therefore not comply with CE or similar standards and may not fulfill other requirements of the country in which they are operated by the client. The client must ensure that the equipment received from ICERGi will be handled in a way which is compliant with the relevant requirements and standards of the country in which they are operated.


It is the responsibility of the client's technical departments to evaluate the suitability of the evaluation and reference boards for the intended application and to evaluate the completeness as well as correctness of the information provided in this document with respect to such application.

ICERGi reserves the right to make corrections, enhancements, improvements and other changes to its evaluation board designs and other items without any further notice.

ICERGi shall not be responsible for any damage resulting from the use of the evaluation boards and reference boards and/or from any information provide in this document. The client is obliged to defend, indemnify and hold ICERGi harmless from and against any claims or damages arising out of resulting from any use of thereof.

If you are unable to agree to these terms and conditions, please return the equipment to ICERGi prior to any evaluation. In case of any questions or doubts, clarify it from the ICERGi company first and then proceed further. Both the email and the website address can be found at the bottom of each page.


## Safety precautions




**Warning:** The DC link of this particular evaluation board can reach up to 390V<sub>DC</sub>. In case of measuring waveforms with an oscilloscope, high-voltage differential probes are required. Failure to do so can lead to a personal serious injury or even death.



**Warning:** The evaluation board contains DC electrolytic bulk capacitors which take time to discharge after the main supply is removed and/or the load is disconnected. Prior to handling of the system, give a sufficient amount of time for the capacitors to discharge to safe voltage levels. Failure to do so can lead to a personal serious injury or even death.



**Warning:** During testing the evaluation or reference board is connected to an AC grid voltage. For this reason, high-voltage differential probes are required when an oscilloscope is used to capture waveforms. Failure to do so can lead to a personal serious injury or even death.



**Warning:** Remove or disconnect power from the evaluation or reference board before disconnecting or reconnecting wires or conducting maintenance work. Wait a sufficient amount of time after removing the power in order for the DC bulk capacitors to discharge to zero potential. Failure to do so can lead to a personal serious injury or even death.



**Caution:** Heatsinks and other component surfaces of the evaluation or reference board may be subjected to hot temperatures during testing. Therefore, necessary precautions are required while handling the board. Failure to do so may lead to a personal injury.



**Caution:** Only qualified technical personnel that are familiar with power electronics and other associated machinery should plan, install and deploy the system for evaluation purposes. Eye protection and other available protective gear must be worn at all times during the testing of a system. Failure to comply may result in a person getting injured and/or damaging the equipment.



**Caution:** An incorrect installation of a Digital Power Module consisting of control and power boards can compromise the intended functionality of the evaluation or reference board as well as the damage of components. Wiring or other applications errors such as excessive ambient temperature can lead to the malfunctioning of the system.



**Caution:** The evaluation or reference board may be shipped in a protective packaging and must be removed prior to installation and testing. Moreover, it may contain additional equipment that must be used appropriately. Failure to remove all packaging and/or use additional equipment appropriately could result in system overheating or abnormal operating conditions.

## Installation notes

- Contents of the box
  - 1 x Open frame 3kW PFC evaluation board
- Connections

Input voltage range should not exceed the limits of (85V<sub>AC</sub> – 265V<sub>AC</sub>).

Ensure that both heatsinks attached to the synchronous or diode bridge rectifier as well as the digital power module are tied to a local ground.



- Cooling


The evaluation or reference board requires a forced air cooling to deliver the rated power.

A standard 1U 12V fan with a similar air flow rating to San Ace 40 9GV0412J301 is recommended to be used.



The fan should be placed as close to the board as possible. The recommended fan position and the airflow direction are illustrated on the right.

An external DC power source is required to drive a fan. In addition, the airflow of the fan should be controlled manually while adjusting the voltage level that corresponds to the output load and the input voltage to the system as illustration on the right.



- Protection

The evaluation or reference board is fitted with a single live (L) line PTH slow-blow fuse. It is recommended to check if the circuit is not open on the input side to the system prior to the start-up.

Loading the evaluation or the refence board during the time the PFC controller is powered off (latch-up mode, etc.) for a prolonged period of time (> 2 minutes), could lead to the overheating of the NTC device. This can result in the damage of components and subsequent system failure. It is recommended to unplug or disconnect the output load when the PFC stage enters latch-up mode. This can occur only during the standalone PFC stage testing and should not happen in the case of a complete system consisting of an additional downstream stage.

- Power-up

Before powering up the system, please refer to the *Safety precautions* section. The evaluation or the reference board must be installed correctly in a controlled environment which restricts access to any un-authorized personnel.

Check the output loading before powering the PFC evaluation board. Regardless of the input voltage level, the system **MUST NOT** start with a load connected to it.


It is recommended to use measurement instruments such as a digital multimeter (DMM) or an oscilloscope, etc. to ensure that the system is operating correctly.

- De-rating

Remember to take the appropriate de-rating into consideration before and during the time the system is powered on.

The output power of the system must be de-rated while adjusting the input voltage by approximately  $13W/V_{RMS}$  below  $230V_{RMS}$ .

- $P_{OUT} = 1500W @ V_{IN} = 115V_{RMS}$
- $P_{OUT} = 1300W @ V_{IN} = 100V_{RMS}$
- $P_{OUT} = 1200W @ V_{IN} = 90V_{RMS}$



- Servicing

The evaluation or the reference board contains no additional replacement parts. In case of any repairs, it should only be carried out by authorised technical personnel. If there are uncertainties with regards to this matter, please contact ICERGi for further information.

## Contents

1.	PFC technology overview .....	6
2.	Test equipment .....	7
3.	Performance and steady-state operation .....	8
3.1	Test specifications .....	8
3.2	Efficiency, Power Factor and THD .....	9
3.3	No load and light load operation.....	11
3.4	Digital Multi-mode operation .....	11
3.5	Steady-state waveforms .....	12
4.	Start-up and inrush current.....	13
5.	Voltage balance .....	14
6.	Dynamic load response .....	15
6.1	Test specifications.....	15
6.2	Results .....	16
7.	AC frequency transient .....	17
7.1	Test specifications.....	17
7.2	Results .....	18
8.	Electromagnetic emissions (EMC).....	19
8.1	Standards.....	19
8.2	Equipment.....	19
8.3	Conducted emission (EN 55022/32).....	19
8.4	Harmonic current emissions (IEC 61000-3-2).....	21
9.	EMC immunity.....	22
9.1	Standards.....	22
9.2	Input voltage surge (EN 61000-4-5).....	22
9.3	Voltage dips, variations and short interruptions (EN 61000-4-11).....	24
10.	Thermal measurements.....	26
10.1	Test specifications .....	26
10.2	Results.....	27
11.	References.....	28
12.	Appendix .....	29
13.	Revision history .....	29

## 1. PFC technology overview

The reference design covered in this test report is the 3000W bridgeless totem-pole boost power factor correction (PFC) developed and implemented using ICERGi proprietary gate drive technology as well as the control approach. The PFC stage block diagram is demonstrated in Figure 1 as well as the high-level circuit diagram as per Figure 2.




Figure 1: Block diagram of the ICERGi boost PFC stage




Figure 2: Circuit diagram of a 3-level bridgeless totem-pole PFC

Figure 3 indicates key hardware components of the PFC evaluation board followed by a summary of electrical specifications in Table 1.




Figure 3: 3kW Totem-Pole PFC evaluation board

Table 1: Electrical specifications of the evaluation board

	Description	Electrical specifications
Input	Voltage range	85V <sub>AC</sub> – 265V <sub>AC</sub>
	Maximal current	13.5A <sub>RMS</sub>
	Frequency range	47Hz – 63Hz
Output	Nominal voltage	390V <sub>DC</sub>
	Maximal output current	7.7A <sub>RMS</sub> at V <sub>IN</sub> = 230V <sub>AC</sub> , 3.85A <sub>RMS</sub> at V <sub>IN</sub> = 115V <sub>AC</sub>
	Maximum power	1200W at 90V <sub>AC</sub> , 1500W at 115V <sub>AC</sub> , 3000W at 230V <sub>AC</sub>
Bias	Nominal voltage	12V <sub>DC</sub> (± 5%)
	Maximum power	N / A

NOTE: this document does not provide a full specifications data. Instead, refer to a datasheet in a separate document.

## 2. Test equipment

Table 2 provides a full list of the in-house test equipment used to evaluate the PFC board. Both the equipment and the test setup details are included in different test routines where applicable.

Table 2: List of the in-house test equipment

No.	Equipment	Manufacturer	Model No.
1	Digital Multimeter	Brymen	BM869s
2	Power Quality Analyzer	Tektronix	PA1000
3	DC Electronic Load	EA Elektro-Automatik	EA-EL 3400-25
4	Spectrum Analyzer	Rigol	DSA815
5	Ultra-compact EM simulator	EM Test	UCS500-M4
6	Line Impedance Stabilization Network	Rohde & Schwarz	HM6050-2
7	Digital Storage Oscilloscope	Rigol	DS4014
8	AC/DC Current Clamp Meter	Pico Technology	TA189
9	Differential Oscilloscope Probe	Pico Technology	TA043
10	Differential Oscilloscope Probe	Testec	TT-SI-51
11	Variable Autotransformer	Alde Tronics	VA-50
12	Isolation Transformer	Triad Magnetics	VPM240-20800
13	Tapped Auto Transformer	EM Test	V4780
14	Resistive Dump Load	CGS-TE Connectivity	TE1000B470RJ
15	Thermal Imaging Camera	I3system	TE-Q1
16	Programmable AC Source	Keysight	AC6801A
17	DC Fan	Sanyo Denki	SanAce 40

### 3. Performance and steady-state operation

This chapter presents the performance and behaviour of the universal 3000W boost PFC evaluation board during a steady-state mode of operation.

#### 3.1 Test specifications

- Conditions

For the input, the AC power supply source ( $V_{IN}$ ) must range from 85V<sub>DC</sub> to 230V<sub>DC</sub>. During the converter operation, monitor the input current so that it does not exceed the nominal rated current limit of 13.5A.

For the output, use an electronic variable load and/or a variable resistive load, which must be rated for at least 390V<sub>DC</sub>. Subsequently, vary the output load current up to the specified maximum limits. For detailed specifications of the system, refer to the provided datasheet.

- Setup

To determine the efficiency and consequently the total power loss in the system, the following circuit diagram in Figure 4 is provided to demonstrate the setup that was used in this specific test. Considering the diagram in left-to-right order, AC power is supplied from the grid and passed through an isolation transformer electrically separating the equipment under test from an AC mains supply. An additional variable autotransformer is also utilized for the purpose of fine line voltage adjustment. To obtain accurate both single-phase AC input and DC output electrical power measurements, two digital power meters are connected to the appropriate DUT terminals. The adjustment of specific real power load is implemented with the combination of an electronic DC load (up to 400W) and a resistive load bank (up to 2.7kW).




Figure 4: Test setup for a steady-state performance analysis




Figure 5: PFC evaluation board test arrangement

- Equipment



Table 3: List of the test equipment (steady-state operation)

No.	Equipment	Manufacturer	Model No.
1	Digital Multimeter	Brymen	BM869s
2	Power Quality Analyzer	Tektronix	PA1000
3	DC Electronic Load	EA Elektro-Automatik	EA-EL 3400-25
4	Digital Storage Oscilloscope	Rigol	DS4014
5	AC/DC Current Clamp Meter	Pico Technology	TA189
6	Differential Oscilloscope Probe	Pico Technology	TA043
7	Differential Oscilloscope Probe	Testec	TT-SI-51
8	Variable Autotransformer	Alde Tronics	VA-50
9	Isolation Transformer	Triad Magnetics	VPM240-20800
10	Resistive Dump Load	CGS-TE Connectivity	TE1000B470RJ

• Procedure

- Connect the input terminals (P, N, PE) of the evaluation board to the AC power source.
- Connect the output terminals (DC+, DC-) to a positive and negative polarity connections of the electronic load and/or resistive load, respectively. "DC+" corresponds to a positive voltage of 390V<sub>DC</sub> while "DC-" corresponds to ground potential.
- Ensure that the input voltage is within the specified limits and subsequently increase the output load from 0W to the required level without exceeding the maximal operating power limits.
- Observe the start-up and steady state conditions for smooth switching waveforms to be sure that the system is operating correctly.

3.2 Efficiency, Power Factor and THD

The data provided below demonstrates 3000W boost PFC converter efficiency with data points of a 10% maximum output load step. Typical load efficiency is dependent on parameters such as the input voltage and the output load. Both are captured with high-line (230V<sub>RMS</sub>) and low-line (115V<sub>RMS</sub>) input voltage. Note, that the efficiency data depicted in Figure 6 accounts for the losses in the EMI filter stage and the 12V bias supply. The fan power consumption is not included and is powered externally. Therefore, does not influence the total power loss of the system. The efficiency data was recorded only after thermal stability of the device under test was achieved.

3kW Diode-based PFC Efficiency Data




Figure 6: PFC stage efficiency for (V<sub>IN</sub> = 230V<sub>AC</sub> in (GREEN) and 115V<sub>AC</sub> in (BLUE) with a load step of 10%




Figure 7: Power factor measurement with a load step of 10%




Figure 8: Input current distortion (ATHD) with a load step of 10%, the measurement was completed with harmonic range up to 50.

Table 4 provides a more detailed breakdown of the converter performance measurements for 10% step of the maximum output load with high-line (230V<sub>RMS</sub>) and low-line (115V<sub>RMS</sub>) input voltage levels.

Table 4: Measured efficiency of the 3kW PFC evaluation board

Input	Power Factor	ATHD (%)	P <sub>IN</sub> (W)	V <sub>OUT</sub> (V)	P <sub>OUT</sub> (W)	Efficiency (%)
230V <sub>AC</sub>	0.83	23.0	154.82	388.98	150.48	97.20
	0.945	13.1	306.29	389.09	300.93	98.25
	0.982	8.5	607.42	389.25	600.47	98.86
	0.99	7.1	908.75	389.45	899.46	98.98
	0.993	7.0	1212.6	389.65	1200.5	99.00
	0.994	6.9	1516.5	390.4	1500.4	98.94
	0.996	3.1	1823.5	389.32	1801.2	98.78
	0.997	2.8	2127.6	389.41	2100.1	98.71
	0.998	2.7	2432.6	389.44	2400	98.66
	0.998	2.6	2738.7	389.61	2700.3	98.60
0.998	2.5	3044.5	389.8	3000	98.54	
115V <sub>AC</sub>	0.87	27.0	79.932	388.69	75.591	94.57
	0.96	11.0	155.5	388.81	150.35	96.69
	0.986	7.8	307.72	388.94	300.65	97.70
	0.991	7.0	459.57	389.08	450.34	97.99
	0.994	6.2	612.37	389.29	600.24	98.02
	0.995	6.2	765.6	389.48	750.11	97.98
	0.996	3.8	921.72	388.89	899.68	97.61
	0.997	3.5	1077.2	388.83	1050.4	97.51
	0.997	3.4	1232.1	388.72	1200	97.39
	0.997	3.3	1388.8	388.75	1350.2	97.22
0.998	3.2	1544.8	388.81	1500.3	97.12	

### 3.3 No load and light load operation

To reduce a power loss in the system, the narrowing of the PFC operating angle is deployed (Figure 9). It is present for either of the half-line cycles below the output power of 65W. This ensures that the system can maintain the acceptable power factor even at light load operation.

For extreme light load or no-load, low THD is usually not a requirement which allows the PFC to operate in a burst-mode (Figure 10). It is achieved by effectively turning off the PFC for a brief period (on the order of milliseconds) until the output voltage sags enough to re-enable the power supply drive. Due to this periodic disabling of the main power drive circuitry at very-low-load or no-load conditions, the total power consumption of the system is much reduced significantly.




Figure 9: Reduced conduction angle operation  $P_{OUT} = 50W$ ,  $V_{IN} = 115V$   $f_{sw} = 33\text{ kHz}$




Figure 10: Burst-mode operation  $P_{OUT} = 0W$ ,  $V_{IN} = 115V$   $f_{sw} = 33\text{ kHz}$

### 3.4 Digital Multi-mode operation

Reducing the switching frequency at light to medium load levels minimizes both the switching losses and gate-driving losses. This improves the overall efficiency of the PFC system allowing for a higher average efficiency across a given load range. Digital multi-mode technique is controlled based on the estimated demand power and can be realized as follows:

- (33kHz for  $P_{IN} < 800W$  @  $115V_{AC}$ ,  $1600W$  @  $230V_{AC}$ )
- (66kHz for  $P_{IN} > 900W$  @  $115V_{AC}$ ,  $1800W$  @  $230V_{AC}$ )

In addition, boosted efficiency up to half of the rated load ( $P_{IN} \leq 900W$  @  $115V_{AC}$ ) has negligible impact on electromagnetic interference (EMI) noise. EMI performance for 33 kHz at low-line was carried out and confirmed to comply with EN 55022/32 Class B limits. High-line are captured in Electromagnetic emissions (EMC) section below. Figures 11 and 12 below demonstrate waveforms of interest for 33kHz as well as the 66kHz, respectively.




Figure 11: Switching frequency  $f_{sw} = 33\text{kHz}$  at  $V_{IN} = 115V_{RMS}$ ,  $P_{IN} = 800W$




Figure 12: Switching frequency  $f_{sw} = 66\text{kHz}$  at  $V_{IN} = 115V_{RMS}$ ,  $P_{IN} = 900W$

### 3.5 Steady-state waveforms

The steady-state waveforms of the PFC board for both low-line (Figure 13) and high-line (Figure 14) are provided below. Each of the different line voltage levels demonstrate the PFC converter operation at 100% load with the adequate derating for low line.




Figure 13: Steady state waveforms at  $V_{IN} = 115V_{RMS}$  and  $P_{OUT} = 1500W$  load




Figure 14: Steady state waveforms at  $V_{IN} = 230V_{RMS}$  and  $P_{OUT} = 3000W$  load

Waveforms in Figure 15 and Figure 16 highlight both the output voltage and the flying capacitor voltage ripple, respectively. During a maximum load operation at low line, the highest flying capacitor voltage ripple  $V_{FC(PK-PK)}$  is measured to be around 15V. In the case of high-line, worst-case  $V_{FC(PK-PK)}$  is around 12V.




Figure 15: Output ( $C_{Bulk}$ ) and flying capacitor ( $C_{FLY}$ ) voltage ripple at  $V_{IN} = 115V_{RMS}$  and 1500W output load




Figure 16: Output ( $C_{Bulk}$ ) and flying capacitor ( $C_{FLY}$ ) voltage ripple at  $V_{IN} = 230V_{RMS}$  and 3000W output load

Switch node waveforms for a positive half line cycle with duty ratio ( $D > 0.5$ ) in (Figure 17) and ( $D < 0.5$ ) in (Figure 18) are demonstrated below.




Figure 17: Switch node waveform with  $D > 0.5$ ,  $V_{IN} = 230V_{AC}$ ,  $P_{OUT} = 3000W$




Figure 18: Switch node waveform with  $D < 0.5$ ,  $V_{IN} = 230V_{AC}$ ,  $P_{OUT} = 3000W$

## 4. Start-up and inrush current

Both low-line (115V<sub>AC</sub>) and high-line (230V<sub>AC</sub>) start-up sequence waveforms with the focus on inrush current of the PFC converter are demonstrated in Figure 19 and Figure 20, respectively. The inrush current is handled by two series-connected 7.5A rated 10Ω NTC thermistors which are subsequently bypassed with a relay during a steady state operation.



Figure 19: Inrush current waveforms at input voltage  $V_{IN} = 115V_{AC}$ , switch on phase angle  $\Phi = 45^\circ$  and 0% load




Figure 20: Inrush current waveforms at input voltage  $V_{IN} = 230V_{AC}$ , switch on phase angle  $\Phi = 45^\circ$  and 0% load

Due to implemented state machine in the PFC stage, a certain amount of time is required for the start-up of the converter once the input and the output voltage are detected given that they are within predefined safe operating limits. Figures 21 and 22 highlight the boost subsequence of the start-up procedure which brings the output voltage to the nominal specified voltage of 390V<sub>DC</sub>. The time taken to reach the nominal voltage after the boosting sequence started can be adjusted and is dictated by the maximum permitted input current limits set in software.




Figure 21: Boost subsequence during the start-up at 115V<sub>AC</sub> at 0% output load




Figure 22: Boost subsequence during the start-up at 230V<sub>AC</sub> at 0% output load

## 5. Voltage balance

The 3-level bridgeless totem-pole PFC utilizes 8 x 150V MOSFET switching devices. To increase the reliability and to prevent the voltage distribution imbalance between those devices, the additional circuitry is required. The combination of actively controlled 7.8 $\mu$ F film capacitor  $C_2$  and two passively controlled 47nF ceramic capacitors  $C_1$  and  $C_3$  as well as the additional 6 x 100V TVS devices are used to assist the HF switching leg as shown in Figure 23. To find out more on how the auxiliary circuit arrangement addresses reliability concerns and ensures a safe operating condition for 150V MOSFET devices refer to [1].




Figure 23: Voltage balance enforcement of a HF switching leg highlighted in red (left) and ICERGi PFC power card (right)

The following waveforms in Figures 24 and 25 demonstrate all three-flying capacitor ( $C_1$ ,  $C_2$ ,  $C_3$ ) voltage levels as well as the output voltage ( $C_{Bulk}$ ) for both positive and negative half line cycles. It is evident that during both low-line and high-line cases voltage levels of the flying capacitors are well within 150V limit at any given time instant. Note that the each of the oscilloscope channels have the bandwidth limit of 20MHz enabled for the purpose of clearer results.




Figure 24: Operational waveforms at  $V_{IN} = 115V_{AC}$  and  $P_{OUT} = 1500W$   
( $C_{Bulk}$  = ORANGE,  $C_3$  = GREEN,  $C_2$  = RED,  $C_1$  = BLUE)




Figure 25: Operational waveforms at  $V_{IN} = 230V_{AC}$  and  $P_{OUT} = 3000W$   
( $C_{Bulk}$  = ORANGE,  $C_3$  = GREEN,  $C_2$  = RED,  $C_1$  = BLUE)

## 6. Dynamic load response

This section provides results regarding the load transient performance of the 3000W PFC as well as the evaluation method used to conduct it. Results are captured for both high-line 230V<sub>AC</sub> and low-line 115V<sub>AC</sub> voltages with step load changes from 0% - 55% and 55% - 100% of the maximum rated load.

### 6.1 Test specifications

- Conditions

Input voltage and output load must be adjusted correctly to obtain similar transient response results. It is recommended to test the PFC system at full load for low-line (115V<sub>AC</sub>) and high-line (230V<sub>AC</sub>) before subjecting the system to sudden load fluctuations.

The negative side of the output capacitor must be used as a single point ground for all measurement connections. The oscilloscope used to read the output waveform must be connected directly across C<sub>Bulk</sub>.

If a resistive load bank is employed, a use of lower inductance resistors is suggested.

Both the resistive load bank and DC electronic load are controlled with switches 1 and 2. However, the resistive load is turned on and off with a mechanical SPST switch. Thus, a slew rate for a rising/falling edge of the output current transition cannot be controlled.

- Setup

The circuit diagram provided in the Figure 26 below demonstrates the test setup used to carry out relevant step load results. The order of both the electronic DC load and the resistor load bank are interchanged in order to achieve the required level of step load.




Figure 26: Circuit diagram of a test setup (dynamic load response)

- Equipment

Table 5: List of the test equipment (load transient response)

No.	Equipment	Manufacturer	Model No.
1	DC Electronic Load	EA Elektro-Automatik	EA-EL 3400-25
2	Digital Storage Oscilloscope	Rigol	DS4014
3	AC/DC Current Clamp Meter	Pico Technology	TA189
4	Differential Oscilloscope Probe	Pico Technology	TA043
5	Differential Oscilloscope Probe	Testec	TT-SI-51
6	Variable Autotransformer	Alde Tronics	VA-50
7	Isolation Transformer	Triad Magnetics	VPM240-20800
8	Resistive Dump Load	CGS-TE Connectivity	TE1000B470RJ

• Procedure

- Connect the input terminals (P, N, PE) of the evaluation board to the AC power source. Ensure that the input voltage is adjusted to satisfy the specified absolute maximum limits before start-up and during/after load transients.
- Connect the output terminals (DC+, DC-) to a positive and negative polarity connections of the electronic load and/or resistive load, respectively. "DC+" corresponds to a positive voltage of 390V<sub>DC</sub> while "DC-" corresponds to ground potential.
- Supply power to the PFC and increase the output load to the necessary transient response load level. Ensure that the input voltage is adjusted if needed, to prevent excess amount of input current during 100% output load operation.
- Once the operation of the PFC is confirmed at different output load levels, proceed to the actual step load test.
- Observe sudden load transients by measuring the output voltage and the output current waveforms for validation of the systems capability to regulate the output voltage.

6.2 Results

The captured waveforms of interest demonstrate the settling characteristics after the load transient occurs. Transient response waveforms include input current  $I_{IN}$  (RED), input voltage  $V_{AC}$  (GREEN), flying capacitor voltage  $V_{FC(200V)}$  (ORANGE) and the output voltage  $V_O$  (BLUE). Figures 27 and 28 demonstrate the output voltage transient response for both low-line as well as high line step load of 0% - 55% of a rated maximum load.




Figure 27: 0W to 850W step load at line voltage of  $V_{IN} = 115V_{AC}$




Figure 28: 0W to 1700W step load at line voltage of  $V_{IN} = 230V_{AC}$

Figures 29 and 30 depict the output voltage regulation and the time it takes for the voltage to recover for both low-line and high-line (55% - 100%).




Figure 29: 850W to 1500W step load at line voltage of  $V_{IN} = 115V_{AC}$




Figure 30: 1700W to 3000W step load at line voltage of  $V_{IN} = 230V_{AC}$



## 7. AC frequency transient

This section includes the test results of the PFC evaluation board subjected to varying input voltage frequencies to test it against different worldwide power conditions. For this purpose, a programable AC source is used. However, due to limitations in the power handling of the test equipment, AC input voltage transients are only tested at low power. Input voltage frequency lockout and over/under frequency protection levels are fully adjustable in software. It takes several half-line cycles for the controller to detect and adjust the frequency level in the system. This is an intended behaviour based on the averaging method to prevent false frequency detection during other events such as surge, etc.

### 7.1 Test specifications

- Conditions

AC input frequency should be varied for a specified minimal and maximal frequency range ( $47\text{Hz} < f_{AC} < 63\text{Hz}$ ). Both AC input frequency hard limits and under/over frequency lockout levels are specified in a separate datasheet document if provided.

Given that the input AC frequency is outside of the specified range and either UFLO ( $f_{AC} \leq 45\text{Hz}$ ) or OFLO ( $f_{AC} \geq 65\text{Hz}$ ) are detected – the PFC controller will maintain the normal operation only for a specified amount of switching cycles before turning itself off.

- Setup

The following circuit diagram in Figure 31 below demonstrates the test setup for validating the PFC systems ability to operate with different AC source frequencies.




Figure 31: Circuit diagram of an AC input frequency transient test

- Equipment

Table 6 presents the list of the recommended test equipment.

Table 6: Test equipment (AC frequency transient)

No.	Equipment	Manufacturer	Model No.
1	DC Electronic Load	EA Elektro-Automatik	EA-EL 3400-25
2	Digital Storage Oscilloscope	Rigol	DS4014
3	AC/DC Current Clamp Meter	Pico Technology	TA189
4	Differential Oscilloscope Probe	Pico Technology	TA043
5	Differential Oscilloscope Probe	Testec	TT-SI-51
6	Programmable AC Source	Keysight	AC6801A

• Procedure

- Connect the input terminals (P, N, PE) of the evaluation board to the programmable AC power source. Ensure that the input voltage is adjusted to satisfy the specified absolute maximum limits before start-up and during/after frequency transients.
- Connect the output terminals (DC+, DC-) to a positive and negative polarity connections of the electronic load and/or resistive load, respectively. "DC+" corresponds to a positive voltage of 390V<sub>DC</sub> while "DC-" corresponds to ground potential.
- Before supplying power to PFC, ensure that the AC input frequency is adjusted within the nominal frequency range.
- Once the PFC is started and is operating in steady state for a given output load, adjust the input frequency slowly to confirm the appropriate functioning of the system.
- Proceed to an AC input frequency transient test and observe operating conditions for a validation of the systems capability to respond to sudden changes in line frequency.

7.2 Results

Transient performance waveforms are provided for a frequency step up (Figure 32) as well as the step down (Figure 33). Furthermore, over frequency protection (OFP) is verified which is depicted in Figure 34. In this case 6 half-line cycles elapse before the controller shuts down all drive signals. Note, due to the limitations in a frequency range of the test hardware, under frequency protection (UFP) could not be verified.




Figure 32: AC frequency variation 47 – 63Hz ( $V_{IN} = 90V_{AC}$ ,  $P_{OUT} = 340W$ )




Figure 33: Frequency variation 63 – 47Hz ( $V_{IN} = 90V_{AC}$ ,  $P_{OUT} = 340W$ )




Figure 34: Over frequency protection 50 – 80Hz ( $V_{IN} = 90V_{AC}$ ,  $P_{OUT} = 340W$ )

## 8. Electromagnetic emissions (EMC)

### 8.1 Standards

Emissions were assessed to the following standards as per Table 7 below:

Table 7: Summary of EMC standards

Basic standard	Description	Performance criteria	Result
EN 55022/32	Conducted emissions	Class B	PASS
EN 55022/32	Radiated emissions	N/A	N/A
IEC 61000-3-2	Harmonic current emissions	Class A	PASS
IEC 61000-3-3	Voltage fluctuation and flicker	N/A	N/A

### 8.2 Equipment

Table 8 presents the list of the recommended test equipment for both conducted and harmonic current emissions.

Table 8: List of the recommended equipment for EMC measurement

No.	Equipment	Manufacturer	Model No.
1	Power Quality Analyzer	Tektronix	PA1000
2	Spectrum Analyzer	Rigol	DSA815
3	Line Impedance Stabilization Network	Rohde & Schwarz	HM6050-2
4	Variable Autotransformer	Alde Tronics	VA-50
5	Isolation Transformer	Triad Magnetics	VPM240-20800
6	Resistive Dump Load	CGS-TE Connectivity	TE1000B470RJ

### 8.3 Conducted emission (EN 55022/32)

- Conditions

- For conducted emissions the principal requirement is the placement of the EUT with respect to ground plane and the line impedance stabilization network (LISN) as well as disposition of the mains cable and earth connection(s). Even though it is not demonstrated in the Figure 35 below, there is a stray capacitance between the DUT and the ground reference plane (GRP) which is an important part of the coupling path.
- Pre-compliance test regarding the conducted emissions was carried out with recommended table-top of the DUT to other conducting surface suggested clearances in mind. In particular, the required separation distance of the DUT from both vertical and horizontal ground planes are 400 mm and 800 mm, respectively.

- Setup

The receiver bandwidth is set to 9 kHz with a sweep duration of 20s. Note that the results are displayed in a logarithmic scale with a range of frequencies from 150 kHz to 30 MHz. The important parameters of this test are summarized in Table 9 below.

Table 9: Device parameters for conducted emissions

Device name	Parameter	Value
Spectrum Analyzer	Frequency range	150 kHz – 30 MHz
	Sweep time	20s
	Filter type	EMI
	Resolution Bandwidth	9 kHz
	Frequency scale	Logarithmic
LISN	Conductive phase	Live
DUT	Input voltage	230V <sub>RMS</sub>
	Output power	3000W
	Output CM choke	Not fitted

Figure 35 demonstrates the recommended example of a conducted emissions test setup.




Figure 35: Conducted emissions test setup

• Procedure

- Connect the spectrum analyser to the limiter, LISN and DUT. Ensure that the cable between the DUT and LISN is as short as possible to prevent power cord acting as an antenna (1m cable was used during this particular test).
- Select the frequency bandwidth for conducted emissions test as per CISPR requirements of (150 kHz – 30 MHz).
- Setup the appropriate limit lines and correction factors based on the detection type (quasi-peak, average).
- Switch on the DUT and adjust the output load to a required level.
- Measure conducted emissions with quasi-peak and average detection modes to obtain results.

• Results

In both Figure 36 (average) and Figure 37 (positive peak) conducted EMI measurements are provided with the corresponding class B limits. It is evident that the DUT complies with the standard offering at least 10dB $\mu$ V margin across the worst case scenario in the selected frequency range.




Figure 36: Conducted emissions with average detector




Figure 37: Conducted emissions with peak detector

### 8.4 Harmonic current emissions (IEC 61000-3-2)

- Conditions
  - For input current harmonics measurement, all (even and odd) harmonics up to 40<sup>th</sup> are considered.
  - The supplied voltage crest factor  $V_{cf}$  on average is measured to be 1.39. It falls outside of the required range of  $1.4 \leq V_{cf} \leq 1.42$ . This is caused due to a clipping type of distortion from AC mains voltage that is used in the test.
- Setup

Figure 38 indicates the basic measurement technique for mains harmonic emissions.




Figure 38: Harmonic current emissions measurement circuit

- Procedure
  - Configure the power analyser for AC power line harmonics according to IEC 61000-3-2 standard (sequence, range, acquisition format, etc.)
  - Power up the DUT and adjust both the input voltage and the output load.
  - Once the PFC system is in steady state and it is configured for a given set of operating conditions, initiate the test.
  - Monitor the steady state conditions for smooth switching waveforms to be sure that the system is operating correctly until the test is completed.
  - Repeat the test for a different input line voltage.
- Results

This section provides test results of the harmonic analysis for IEC/EN 61000-3-2 pre-compliance to the 40<sup>th</sup> order. Current harmonics and the appropriate test summary are provided only for high line (230V<sub>RMS</sub>) in the Table 10 below. Note that a full breakdown of all harmonics is not provided and can only be found in a separately generated report including the test results for 115V<sub>AC</sub>.

Table 10: Test summary of IEC 61000-3-2 at  $V_{IN} = 230V_{AC}$ ,  $P_{IN} = 3000W$

Test Summary		General Results			
Test type	IEC 61000-3-2	Test value	Average	Minimum	Maximum
Test date / time	23/11/2021	Watts (kW)	3.0153	3.0097	3.0203
Overall test status	PASS	Power Factor (m)	998.08	997.91	998.24
Pre-comp category	Class A	Amps fundamental (A)	13.124	13.038	13.175
Specified voltage	230V <sub>AC</sub>	V <sub>RMS</sub> (V)	230.06	229.01	231.52
Specified frequency	50 Hz	Frequency (Hz)	50.005	49.987	50.019
Test duration	00:02:30	Arms (A)	13.132	13.039	13.198
Ambient temperature	23°C ± 3°C	Vcf	1.3902	1.3841	1.4036
Humidity	< 75%				

## 9. EMC immunity

EN 61000-6-1 is a part of IEC 61000 for EMC immunity requirements that applies to electrical and electronic equipment intended for use in residential, commercial, public, and light-industrial locations.

### 9.1 Standards

Emissions were assessed to the following standards as per Table 11 below.

Table 11: Summary of EMC immunity standards

Basic standard	Description	Performance criteria	Result
EN 61000-4-2	Electrostatic discharge	N/A	N/A
EN 61000-4-3	Radiated emissions	N/A	N/A
EN 61000-4-4	Electrical fast transients	Class A	PASS
EN 61000-4-5	Input voltage surge	Class A	PASS
EN 61000-4-6	Conducted disturbances	N/A	N/A
EN 61000-4-8	Power frequency magnetic field	N/A	N/A
EN 61000-4-11	Voltage dips, variations and short interruptions	Class A/B	PASS

### 9.2 Input voltage surge (EN 61000-4-5)

- Conditions

Table 12: Surge test conditions and device parameters

Equipment	Description	Value
DUT	Output power	1500W
	Input voltage	115V <sub>AC</sub>
Surge module	Repetition rate	15s
	Phase step	45°
	Pulse rise time	6.4μs ± 20%
	Pulse duration	16μs ± 20%
Other	Power lead length	1.5m

- Setup

The coupling generator UCS 500 has an integrated coupling network in accordance with IEC 61000-4-5 and is shown in Figure 39.




Figure 39: Input voltage surge test setup with line-to-line coupling (left) and line-to-earth (right)

• Equipment

Table 13: List of the input surge test equipment (61000-4-5)

No.	Equipment	Manufacturer	Model No.
1	Ultra-compact EM simulator	EM Test	UCS500-M4
2	Digital Storage Oscilloscope	Rigol	DS4014
3	AC/DC Current Clamp Meter	Pico Technology	TA189
4	Differential Oscilloscope Probe	Pico Technology	TA043
5	Differential Oscilloscope Probe	Testec	TT-SI-51
6	Isolation Transformer	Triad Magnetics	VPM240-20800
7	Resistive Dump Load	CGS-TE Connectivity	TE1000B470RJ

• Procedure

Surge pulses were applied synchronized to the voltage phase at the respective angle and the peak value of the AC voltage wave for both positive and negative polarities. The surge test was applied to both line-to-line (differential mode) and line(s)-to-earth (common mode). The test voltage was increased by steps up to the test level specified in the tabulated standard results. For the iteration of the standard test procedure as per IEC 61000-4-5 refer to Figure 40 below. Test conditions and other important parameters are provided in the Table 12 above.




Figure 40: Input voltage surge iteration process

• Results

Table 14: Common and differential mode surge immunity test results (IEC 61000-4-5)

Basic standard	Surge mode	Level	Voltage (V)	Pre-comp Class	Pass / Fail
IEC 61000-4-5	Differential (L - N)	1	500	Class A	PASS
		2	1000		PASS
		3	2000	N/A	N/A
		4	4000	N/A	N/A
	Common (L/N - PE)	1	500	Class A	PASS
		2	1000		PASS
		3	2000		PASS
		4	4000	N/A	N/A

**9.3 Voltage dips, variations and short interruptions (EN 61000-4-11)**

PFC system is required to meet the relevant hold-up time (HUT) requirements to avoid abrupt shut-down and maintain the operation of equipment for a few line cycles. Likewise, it is required to regulate the output voltage during and after short-term reductions in a supply voltage.

- Setup

Figure 41 indicates the test setup for voltage dips and short interruptions.




Figure 41: Voltage dips and short interruptions test setup

- Equipment

Table 15: List of the voltage dips test equipment (61000-4-11)

No.	Equipment	Manufacturer	Model No.
1	Ultra-compact EM simulator	EM Test	UCS500-M4
2	Digital Storage Oscilloscope	Rigol	DS4014
3	AC/DC Current Clamp Meter	Pico Technology	TA189
4	Differential Oscilloscope Probe	Pico Technology	TA043
5	Differential Oscilloscope Probe	Testec	TT-SI-51
6	Isolation Transformer	Triad Magnetics	VPM240-20800
7	Resistive Dump Load	CGS-TE Connectivity	TE1000B470RJ
8	Tapped Auto Transformer	EM Test	V4780

- Procedure

Depending on the specified test parameters in Table 14, the test voltage is changed to a lower value or interrupted for a certain duration and a certain phase angle. Voltage variations are related to the nominal value of the supply voltage for both low-line (115V<sub>AC</sub>) and high-line (230V<sub>AC</sub>). Note that each voltage dip or dropout is repeated 3 times with 10 seconds between each. Table 16 summarizes the test conditions and corresponding results. Transient waveforms are not provided in this version of the document but will be added on during a next iteration.



- Results

Table 16: Test results summary for voltage dips and interruptions

Voltage Dips							
Voltage (V <sub>AC</sub> )	Voltage Dip (%)	Voltage Dip (V <sub>AC</sub> )	Duration (ms)	Phase Angle (°)	Power (W)	Pre-comp Class	Pass/Fail
115	30	85	500	0 - 360	1000	Class A	PASS
	60	46			1000	Class B	PASS
230	30	161			1500	Class A	PASS
	60	92			1300	Class A	PASS

Voltage Interruptions							
Voltage (V <sub>AC</sub> )	Voltage Dip (%)	Voltage Dip (V <sub>AC</sub> )	Duration (ms)	Phase Angle (°)	Power (W)	Pre-comp Class	Pass/Fail
115	100	0	10	0 - 360	1500	Class A	PASS
230					1500	Class A	PASS
115			500	0	1500	Class B	PASS
230					3000	Class B	PASS

WAVEFORMS TO BE UPLOADED SOON

## 10. Thermal measurements

Thermal performance of the reference design was evaluated under convection and forced air cooling conditions. Individual component temperatures are captured after 15 minutes from the initial power up. The tabulated maximum temperature readings are captured in the table below.

### 10.1 Test specifications

- Conditions
  - Thermal measurements were obtained with a thermal imaging camera at the room temperature of 20°C with no enclosure for the device under test.
  - External fan voltage was adjusted based on the forced-air cooling fan voltage profile (*refer to installation notes*). It was placed in front of the digital power module aligned with the side edge of the main board to provide the forced air cooling when applicable.
  - The board during a full load test was operated with the input voltage  $V_{AC} = 115V_{AC}$  and input current  $I_{IN} = 13A$ . The system was allowed to reach a steady thermal state after 15 minutes after which thermal images were captured for both natural convection and forced-air cooling conditions.





Figure 42: Thermal image of 8 x ICERGi gate drivers IC70001 (B1,  $T_{max} = 78^{\circ}C$ ) and 150V BSC093N15NS5 power MOSFETs (B0,  $T_{max} = 73^{\circ}C$ ) at  $V_{IN} = 230V_{AC}$ ,  $P_{OUT} = 1200W$ ,  $P_{Loss(total)} = 12.5W$

Figure 43: Thermal image of 800V 25A diode bridge (B0,  $T_{max} = 77^{\circ}C$ ) at  $V_{IN} = 230V_{AC}$ ,  $P_{OUT} = 1200W$ ,  $P_{Loss(total)} = 12.5W$





Figure 44: Thermal image of 8 x ICERGi gate drivers IC70001 (B0,  $T_{max} = 40^{\circ}C$ ) and 150V BSC093N15NS5 power MOSFETs (B1,  $T_{max} = 40^{\circ}C$ ) at  $V_{IN} = 115V_{AC}$ ,  $P_{OUT} = 1500W$ ,  $P_{Loss(total)} = 44W$ , ( $V_{DC(FAN)} = 4V$ )

Figure 45: Thermal image of a full 3kW PFC evaluation board tested at  $V_{IN} = 115V_{AC}$ ,  $P_{OUT} = 1500W$ ,  $P_{Loss(total)} = 44W$  with a forced air cooling  $V_{DC(FAN)} = 4V$

- Equipment

Table 17: List of the equipment (thermal measurement test)

No.	Equipment	Manufacturer	Model No.
1	Variable Autotransformer	Alde Tronics	VA-50
2	Isolation Transformer	Triad Magnetics	VPM240-20800
3	Tapped Auto Transformer	EM Test	V4780
4	Resistive Dump Load	CGS-TE Connectivity	TE1000B470RJ
5	Thermal Imaging Camera	I3system	TE-Q1
6	DC Fan	Sanyo Denki	SanAce 40

## 10.2 Results

Table 18: Thermal measurement of 3kW PFC components without forced air cooling. ( $V_{IN} = 230V$ ,  $P_{OUT} = 1200W$ ,  $V_{DC(FAN)} = 0V$ ,  $P_{Loss(total)} = 12.5W$ )

Component	Description	Part number	Temperature (°C)
Input fuse	1 x Ceramic 20A 600VAC fuse	N/A	27
Common-mode choke	2 x T38 ferrite cores (1.4 mm wire)	B64290L0618X038	37
Diode bridge rectifier	1 x 800V 25A	BU2508-E3	78
Main PFC inductor	1 x 500 $\mu$ H	DS270060A/18	48
Power MOSFETs	8 x Infineon 150V MOSFETs	BSC0930N15NS5	70

Table 19: Thermal measurement of 3kW PFC components with forced air cooling. ( $V_{IN} = 115V$ ,  $P_{OUT} = 1500W$ ,  $V_{DC(FAN)} = 4V$ ,  $P_{Loss(total)} = 44W$ )

Component	Description	Part number	Temperature (°C)
Input fuse	1 x Ceramic 20A 600VAC fuse	N/A	45
Common-mode choke	2 x T38 ferrite cores (1.4 mm wire)	B64290L0618X038	60
Diode bridge rectifier	1 x 800V 25A	BU2508-E3	60
Main PFC inductor	1 x 500 $\mu$ H	DS270060A/18	45
Power MOSFETs	8 x Infineon 150V MOSFETs	BSC0930N15NS5	45

## 11. References

- [1] T. T. V. Rytis Beinarys, "Hybrid Voltage Balancing Control in 3-level Bridgeless Totem-pole PFC," in *2021 IEEE Applied Power Electronics Conference and Exposition (APEC)*, Phoenix, AZ, USA, 2021.

## 12. Appendix

- Measurement accuracy

- Power analyser (Tektronix PA1000)

Parameter	Specification
Voltage – $V_{RMS}$ , $V_{rms}$ , $V_{DC}$	
$V_{RMS}$ 45-850 Hz Accuracy	$\pm 0.05\%$ of reading $\pm 0.05\%$ of range $\pm 0.05$ V
$V_{RMS}$ 10 – 45Hz, 850 – 1MHz Accuracy	$\pm 0.1\%$ of reading $\pm 0.1\%$ of range $\pm (0.02 * F)\%$ of reading $\pm 0.05$ V
DC Accuracy	$\pm 0.1\%$ of reading $\pm 0.1\%$ of range $\pm 0.05$ V
Voltage – $V_{pk+}$ , $V_{pk-}$	
Peak Accuracy	$\pm 0.5\%$ of reading $\pm 0.5\%$ of range $+ (0.02 * F)\%$ of reading $\pm 0.5$ V
Current – $A_{RMS}$ , $A_{DC}$	
$A_{RMS}$ 45 – 850Hz Accuracy	$\pm 0.05\%$ of reading $\pm 0.05\%$ of range $\pm (50 \mu V / Z_{ext})$
10 – 45 Hz, 850 – 1MHz Accuracy	$\pm 0.1\%$ of reading $\pm 0.1\%$ of range $\pm (0.02 * F)\%$ of reading $\pm (50 \mu V / Z_{ext})$
DC Accuracy	$\pm 0.1\%$ of reading $\pm 0.1\%$ of range $\pm (100 \mu V / Z_{ext})$

- Spectrum analyser (Rigol DSA815)

Parameter	Specification
Frequency range	9kHz to 1.5GHz
Frequency resolution	1Hz

- Programable AC source (Keysight AC6801A)

Parameter	Specification
AC voltage output	
Rated voltage range	1 to 135 $V_{RMS}$ /2 to 270 $V_{RMS}$
Voltage setting accuracy	0.3% of full scale/0.25% of full scale
Frequency	
Frequency setting range	40 to 500Hz
Frequency accuracy	$\pm 0.02\%$

## 13. Revision history

Date	Version	Description of change
23 – 11 – 2021	1.0	First release